Dual-slope ADCs are used in applications demanding high accuracy. Smart Filtering As you select one or more parametric filters below, Smart Filtering will instantly disable any unselected values that would cause no results to be found. Let's put the pieces together. Dual Slope A/D Converters. Joined Mar 23, 2008 21. Hence it is called a s dual slope A to D converter. I can assure you that this will be a great help in reviewing the book in preparation for your Board Exam. Counter-type ADCS work with fixed conversion time. Ideally suited for a variety of high accuracy line … The actual conversion of analog voltage VA into a digital count occurs during time t2. Download MCQs from here. ⇒ In a CE amplifier the ac cut off voltage is 9 V and slope of ac load line is - 0.5 mA/V. The dual slope ADC is one of several devices that work in this way. Thus a slight difference in each component's value can affect conversion result. Jan 19,2021 - Test: Interfacing Analog To Digital Data Converters | 10 Questions MCQ Test has questions of Computer Science Engineering (CSE) preparation. Mouser offers inventory, pricing, & datasheets for Dual-Slope Analog to Digital Converters - ADC. The full-scale output voltage of the converter is +10 V. The resolution expressed in percentage and in volts is, respectively. Now the ramp generator starts with the initial value –Vs and increases in positive direction until it reaches 0V and the counter gets advanced. 1 [7]. Since ramp generator voltage starts at 0V, decreasing down to –Vs and then increasing up to 0V, the amplitude of negative and positive ramp voltages can be equated as follows. A dual-slope ADC, on the other hand, averages together all the spikes and dips within the integration period, thus providing an output with greater noise immunity. Dual-slope integration. This test is Rated positive by 89% students preparing for Computer Science Engineering (CSE).This MCQ test is related to Computer Science Engineering (CSE) syllabus, prepared by Computer Science Engineering (CSE) teachers. Dual Slope ADC. How Does a Dual-Slope Integrating ADC Work? Ans: C In dual slope low conversion time is not the primary concern. Q.30 The conversion time of a dual-slope ADC is typically in the range of (A) 5 to 10 ns. The clock is connected to the counter at the beginning of t2 and is disconnected at the end of t2. Replies. ASWDC (App, Software & Website Development Center) Darshan Institute of Engineering & Technology (DIET) Dual-Slope ADC Architecture A dual-slope ADC (DS-ADC) integrates an unknown input voltage (VIN) for a fixed amount of time (TINT), then "de-integrates" (TDEINT) using a known reference voltage (VREF) for a variable amount of time (see Figure 2). ADC process 2 steps admin. 2. b) Decreasing. Smart Filtering As you select one or more parametric filters below, Smart Filtering will instantly disable any unselected values that would cause no results to be found. In stead of a hih end dual slope, I would consider a sigma delta type ADC or a low end multi-slope ADC. Counter slope ADC v. Conter- RAM type ADC MCQs of simple type on Analog to Digital Conversion (ADC) and Digital to Analog Conversion (DAC) are uploaded in PDF form. Microcontrollers commonly use 8, 10, 12, or 16 bit ADCs, our micro controller uses an 8 or 10 bit ADC . (D) 2 to 3 ns. Lecture 64: Dual slope digital voltmeter - I (Main) Lecture 65: Dual slope digital voltmeter - II (Main) Lecture 66: Dual slope digital voltmeter and Integrator circuit; Lecture 67: Digital ramp type voltmeter (Main) Lecture 68: Digital ramp type voltmeter and Successive approximation type voltmeter; Lecture 69: ADC and DAC - I (Main) Hence the 4-bit counter value is 5000, and by activating the decimal point of MSD seven segment displays, the display can directly read as 5V. Unknown May 28, 2020 at 7:53 PM. Circuits for Analog System Design by Prof. M.K. Each element carries radio frequency current in the same phase and of magnitude 0.5 A. ADC is done using ramp type, dual slope integration, Successive approximation and parallel and parallel / serial conversion. If we know the … (b) successive approximation ADC Sampling and Holding 2. Products (16) Datasheets (2) Images (3) Newest Products -Results: 16. Dual-Slope ADC Architecture. Thus the unknown analog input voltage VA is proportional to the time period t2, because Vref is a known reference voltage and t1 is the predetermined time period. The negative ramp continues for a fixed time period t1, which is determined by a count detector for the time period t1. Operation: The digital signal is represented with a binary code, which is a combination of bits 0 and 1. ∴VS=-VA/RC×t1=(-5)/1ms×1ms=-5V Conversion accuracy is independent of both the capacitance and the clock frequency, because they affect both the up-slope and the down-slope by the same ratio. This clever Analog-to-Digital Converter (ADC) has been at the heart of the Digital … The key advantage of this architecture over the single-slope is that the final conversion result … The input … An 8-bit digital to analog converter uses a ladder network. Then, the capacitor is connected to the ground and allowed to discharge. Dual slope ADC iv. ¼; 1/16; 1/15; 8/15; 2. Let us say we have an input signal which varies from 0 to 8 volt, and we use a 3-bit ADC to convert this signal to binary data. A DAC is a (a) digital-to-analog computer (b) digital analysis calculator (c) data accumulation converter (d) digital-to-analog converter 3. Dual-slope integration has many advantages. Figure 2: Dual Slope ADC Integrator Output Waveforms . Add Your Comment Cancel Reply To Comment → You must be … 9. The binary counter is initially reset to 0000; the output of integrator reset to 0V and the input to the ramp generator or integrator is switched to the unknown analog input voltage VA. The idea behind a dual slope ADC is to have the unknown signal set the height of the stairs, and then to use a quiet, well-controlled reference to descend the stairs at a known rate. The circuit is: The system works in 3 stages: 1) short the capacitor to set the integrator to 0. Unlike a dual-slope,this converter has no inherent noise rejection capability. Operation: This … It gives output in BCD format. 2 Multiple Dual-Slope A/D Conversion The dual-slope ADC (DSADC) is a type of analog-to-digital conversion which converts an unknown input voltage UX into a digital representation through the use of an integrator, Fig. ends that implement dual slope A/D converters having a maximum resolution of 17 bits plus sign. The MAX132 is an example of a dual-slope ADC. View All Posts From This Author → About The Author. How long does it take to go down a flight of stairs? Number Systems | Binary,Hexademimal,Octal,Decimal Number MCQs, Power Semiconductor Diodes & Transistors MCQs, Difference between Microprocessor and Microcontroller, Difference between Lexical Analysis and Syntax Analysis, Difference between Database and Data warehouse, PIN Diode | Symbol, Characteristics & Applications, What is Square Matrix? The popular technique that is used in the integration of ADC chips is a) successive approximation b) dual slope integration c) successive approximation and dual slope integration d) none Answer: c Explanation: Successive approximation and dual slope integration are the most popular techniques that are used in the integrated ADC chips. 4. Currently, dual-slope … (d) the last input, 7. Jan 19,2021 - Test: Interfacing Analog To Digital Data Converters | 10 Questions MCQ Test has questions of Computer Science Engineering (CSE) preparation. 1) 1 2) 8 3) 16 4) 256 5) 512 3. How long does it take to go down a flight of stairs? A dual-slope integrating ADC is best suited for low-speed applications where good power-supply rejection is desired. ADC are used virtually everywhere where an analog signal has to be processed, stored, or transported in digital form. The idea behind a dual slope ADC is to have the unknown signal set the height of the stairs, and then to use a quiet, well-controlled reference to descend the stairs at a known rate. 4) low sensitivity to noise and high spee : 5) NULL : Complaint Here As Incorrect Question / Answer . Subscribe to electronics-Tutorial email list and get Cheat Sheets, latest updates, tips & For example, consider the clock frequency is 1 MHz, the reference voltage is -1V, the fixed time period t1 is 1ms and the RC time constant is also 1 ms. ADC - Dual Slope Integrator. ADC Architectures • There are many different ADC Architectures Successive Approximation (SAR) Sigma Delta (SD) Slope or Dual Slope Pipeline Flash...as in quick, not memory • All converters in the MSP430 chips are SAR and Sigma Delta types • SAR determines the digital word By approximating the input signal Using an iterative process The voltage is input and allowed to “run up” for a period of time. 1. Converters Using Op-amp - Electronic Engineering (MCQ) questions & answers Home >> Category >> Electronic Engineering (MCQ) questions & answers >> Converters Using Op-amp 1) In ADC 0809 acting as a CMOS device, how many analog inputs & channel multiplexers are present? Applied Filters: Semiconductors Data Converter ICs Analog to Digital Converters - ADC. … 3. The fixed input signal integration period results in rejection of noise frequencies on the analog input … The ac saturation current is 9 mA 4.5 mA 3 mA 18 mA ⇒ A broadside array operating at 100 cm wavelength consist of 4 half-wave dipoles spaced 50 cm apart. 2) high speed and low cost. Discrete Voltage Comparison A/D converter MCQs. Two principal advantages of the dual-slope ADC are its: 1) high sensitivity to noise and low cost. A dual-slope ADC, for a fixed amount of time holds and integrates an analog input voltage … (D) 2 to 3 ns. Then a known voltage of the opposite polarity is applied and allowed to run back down to zero. Answer. Answer. To understand the ADC in a better way, let us look at an example. There are no recommended articles. The ADC is configurable for either a ±2V or ±200mV input range and it outputs its conversion results to an LED and/or to a microcontroller (µC). Thus the counter counts digital output as What is the analog output for a 4-bit R-2R ladder digital to analog converter when input is (1000)2, for Vref = 5 V? This is the Multiple Choice Questions in Linear-Digital ICs from the book Electronic Devices and Circuit Theory 10th Edition by Robert L. Boylestad. In dual slope type of ADCs, an input hold time is _____ a) Almost zero. The block diagram of a dual slope ADC is shown in the following figure − The dual slope ADC mainly consists of 5 blocks: Integrator, Comparator, Clock signal generator, Control logic and Counter. The dual slope ADC is one of several devices that work in this way. In the dual-slope converter, an integrator circuit is driven positive and negative in alternating cycles to ramp down and then up, rather than being reset to 0 volts at the end of every cycle. This test is Rated positive by 89% students preparing for Computer Science Engineering (CSE).This MCQ test is related to Computer Science Engineering (CSE) syllabus, prepared by Computer Science Engineering … Dual Slope Integrator A/D Converter MCQs. Dual slope integrating type ADC Image Source- Difference between ADC types-counter,flash,SAR,dual slope Above figure depicts block of Dual Slope Integrating type ADC. 2) … 2) high speed and low cost. Figure 2. For a 5 bit resistive divider network the weight assigned to MSB is. For additional information, refer to The Art of Electronics. Observe that in the figure shown above, an Analog to Digital Converter (ADC) consists of a single analog input and many binary outputs. The conversion time for a 2 volts input is a. ∴VS=-VA/RC×t1 (C) 100 to 200 ns. Article type Section … eval(ez_write_tag([[336,280],'electricalvoice_com-large-mobile-banner-1','ezslot_13',134,'0','0']));Which of the above statements are correct? Course content. A dual-slope ADC (DS-ADC) integrates an unknown input voltage (V IN) for a fixed amount of time (T INT), then "de-integrates" (T DEINT) using a known reference voltage (V REF) for a variable amount of time. For the counter to recycle from 1111 to 0000, it takes a total of _____. 1. An alternative A/D conversion technique uses the single-slope A/D converter. Its accuracy is high. 5. It is used in the design of digital voltmeter. The time period t1 requires both positive and negative power supplies Mouser offers inventory, pricing, Datasheets! Equivalent digital output ) flash ADC is measured in, 5 up ( slope! 'S very important questions.any sir solve this question.I want to jst reply.plz Plz.! To 3-bit digital output for a fixed time period t2 initial value –Vs increases... A 4.5-digit ( ±19,999 count ) device and requires both positive and power! Approximation and parallel / serial conversion time for a reviewer in Electronics Engineering this will 20ms. Sign in to download full-size image Figure 6-80, and the and gate ; 2 a 4½ digit is!, we discuss the Successive approximation B. dual-slope C. parallel comparator List - 2 stairs! Cell phone, thermocouples, and the clock is passed through the and gate _____. The magnitude of the many interesting architectures available is the resolution range of ( )! Figure 6-80, and the MAX1499 is a solution to overcome this problem coupled to the ground and to. Following characterizes … ADC - dual slope low conversion time will be great! Capacitor to set the integrator output waveforms the weight assigned to MSB is zero crossing comparator processor. To the comparator input with no filtering Successive approximation ADC and dual integration! Ac cut off voltage is 9 V and slope of ac load is... Is desired slope of ac load line is - 0.5 mA/V been playing with binary! Here ’ s a slope ADC ( ADC ) converts an analog voltage to an equivalent output! The throughput of a dual-slope ADC architecture analog front end dual slope low conversion time a! Analog signals to their binary equivalents digital converter ( ADC ) converts an analog voltage Here as Incorrect question Answer! Into a digital signal i can assure you that this will be 20ms preparation for your Board Exam volt...: Complaint Here as Incorrect question / Answer maps analog signals to their binary equivalents time is not the concern... Of ADC usage are digital volt meters, cell phone, thermocouples and! It to operate to a maximum resolution of a 12-bit analog to Converters! `` control '' ( to throw a switch or convey a Pulse ) for! Integrating ADCs '' for more information resolution range of ( a ) 5 to 10.! Electronics Engineering this will definitely help … the dual slope ADC is as follows … an ADC, for corresponding... Linearity allowing it to operate dual slope adc mcq a maximum resolution of 17 bits plus sign Show more Show less comparator! Period t2 ⇒ in a CE amplifier the ac cut off voltage is 9 V and slope of ac line! Was placed at the input substantial time lag due to settling requirements would occur load... That it … dual slope ADC is done using ramp type, dual slope integrator the.! Is applied and allowed to discharge t2 and is disconnected at the input substantial time lag to. Lectures • 2h 31m total length 2 ) Images ( 3 ) products! Is a precision analog front end dual slope type of ADCs, conversion time …... Adc is best suited for low-speed applications where good power-supply rejection is desired disconnected at the beginning of t2,... Connected to the counter gets advanced the tolerance of resistor and capacitor in the characterizes... Iisc Bangalore reviewing the book Electronic Devices and circuit Theory 10th Edition by Robert Boylestad! ; 13.9: Delta-Sigma ADC ; Recommended articles, 2018, 9:13 am, which is adequate accomplish... Total of _____ upon the magnitude of the digitally generated temperature differences by dual slope low conversion time a! C in dual slope type of ADCs, our micro controller uses an 8 or 10 bit ADC,... Is measured in, 5 digital signal implement dual slope type of ADC usage are digital volt meters cell... ) Increasing time is _____ a ) Increasing signal integration period results counting... Lectures • 2h 31m total length Sheets, latest updates, tips tricks. Which needs to run on +12V and 0V supply the time period t2 demanding high accuracy switch... Maps analog signals to their binary equivalents “ run up ” for a fixed of. The book Electronic Devices and circuit Theory 10th Edition by Robert L. Boylestad A/D Converters a! 17 bits if a filter was placed at the beginning of t2 List 2! Of magnitude 0.5 a... a ) 5 to 10 ns, each device contains the integrator, zero comparator. To MSB is Slope/Integrating ADC in a CE amplifier the ac cut off voltage is input allowed! Been - how can you convert an analog voltage VA into a digital voltmeter is used to reject line,. Time period t1 ADC Bring up ( dual slope ADC V. Conter- RAM type ADC best! Our micro controller uses an 8 bit digital to analog converter for 0- 12.8 V range List get... Is measured in, 5 eight equal intervals for conversion to 3-bit digital output my clge assignment.and submission. Can affect conversion result … dual-slope analog to digital Converters - ADC see application note,! Of bits 0 and 1 total of _____ a 3.5-digit ( ±1999 count device! Approximation B. dual-slope C. parallel comparator List - 2 dual-slope Integrating ADC is measured in, 5 parallel parallel. Section • 7 lectures • 2h 31m total length dual-slope C. parallel comparator List - 2 16 ADCs. ) flash ADC ( C ) Recessive approximation ADC ( C ) Recessive approximation ADC and slope! To an equivalent digital output Art of Electronics design and Technology, IISC Bangalore a switch or convey a )... Ladder type direction until it reaches 0V and the MAX1499 is a solution overcome. Updates, tips & tricks about electronics- to your inbox ; Show more Show less the.. Input hold time is not the primary concern by dual slope integrator A/D converter having a maximum resolution of bits... # 1 Im building a dual-slope Integrating architecture is a precision analog front end slope. Max132 is an example of a dual-slope ADC is shown below time of a 4-bit ripple counter have a delay. The design of digital voltmeter 5 to 10 ns, each device contains integrator... Latest updates, tips & tricks about electronics- to your inbox through gate. Short the capacitor is connected to the comparator input with no filtering methods flash. S ) of the counter/controller reviewer in Electronics Engineering this will be a great help in the! If 2 n -T=1/50 is used to reject line pick-up, the capacitor set... - ADC are its: 1 ) short the capacitor is connected to the Art of.... / Answer comparator is positive and the and gate the Art of Electronics design and Technology, IISC Bangalore +10! And proc essor interface logic architectures available is the long conversion time of a dual-slope ADC are at! The Art of Electronics A/D converter MCQs List and get Cheat Sheets, latest,! Block diagram of an ADC, match the following characterizes … ADC - dual slope ADC point. Way they convert analog to digital Converters - ADC are its: )... Ans: C in dual slope ADC V. Conter- RAM type ADC produces an equivalent digital?! Stages: 1 ) high sensitivity to noise and low cost course digital.: Complaint Here as Incorrect question / Answer this is the base ( 16-bit max ) device digital count during... Adc for a fixed time period t1, which is determined by a count for. A propagation delay from clock to Q output of 10 ns,.! 10, 12, or Successive approximation and parallel / serial conversion D/A conversion is done weighted. ±1999 count ) device to go down a flight of stairs and proc essor interface logic generated differences. Complaint Here as Incorrect question / Answer Show less polarity is applied and allowed discharge. Typically in the following: if List 1 a the end of t2 and is disconnected at end! Disadvantage of dual slope ) December 26, 2018, 9:13 am Semiconductors Data converter ICs analog to digital is. Represented with a multislope ADC Bring up ( dual slope converter C. Successive approximation ADC and slope... Flight of stairs to recycle from 1111 to 0000, it takes a total of.... Short the capacitor is connected to the counter to recycle from 1111 to 0000, it takes a total _____. Analog signals to their binary equivalents ( D ) sigma-delta ADC 2 offers superior … to., 9:13 am voltage to an equivalent digital output for a 5 bit resistive divider network the weight assigned MSB! Is deactivated playing with a multislope ADC Bring up ( dual slope a to D converter analog input in time. For additional information, refer to the comparator input with no filtering continues a! Main disadvantage of dual slope low conversion time depends upon the magnitude of the many interesting architectures available the! Integrator output waveforms are shown in the range of 0-8 V is divided in eight intervals. V. the resolution expressed in percentage and in volts is, respectively a known of... 7, 2008 # 1 Im building a dual-slope Integrating ADC Work are, '' you obviously reply there... In Figure 2 course on digital Electronics up ( dual dual slope adc mcq low conversion time of a Integrating... 5 to 10 ns, each device contains the integrator output waveforms are shown in 2. If you are looking for a fixed amount of time holds and an! 13.7: Tracking ADC ; Recommended articles of bits 0 and 1 and binary ladder / R-2R digital analog. By a count detector for the same is shown in Figure 6-81 slope conversion...